A facility provided by some Intel clock doubled

microprocessors where the internal clock can be slowed to

the external clock rate while the processor is waiting for

data from memory, returning to full speed as soon as the data

arrives.